Design & Verification

Home Products Digital Design EDA

TRASTA

Gate-TR Mixed-Level Timing Analysis Solution

Mixed-Level Timing Analysis Custom Cell Characterization Built-in STA engine

TRASTA automatically identifies the critical path and enables designers to analyze the critical path with the highest precision. 

  • Identifies unique devices of the design and generates gate level circuit

  • Topology matching and channel connected extraction techniques

  • Timing characteristics of extracted gate-level cells are automatically characterized and used in Static Timing Analysis (STA) step

  • Built-in STA engine and SPICE netlist generation capability with back-annotated parasitics


Download Brochure

Highlights

  • Efficiency

    Efficient critical path tracing at the full-chip level

  • Automation

    Automatic critical path extraction with parasitics

  • Customization

    On the fly custom cell characterization

  • Unity

    Unified environment for STA & dynamic simulation

Applications

  • Custom cell characterization

  • Timing analysis of
    mixed design

  • Re-characterization of standard cell

  • Timing analysis of CPU
    datapaths/Digital IPs

Contact TOP

Log in

【网站地图】【sitemap】
友情链接:FYTbet富易堂  加拿大28圈  维多利亚老品牌vic  九游会J9  pp电子  itb8888通博  加拿大28圈  安鑫娱乐  九游会·j9  永利集团304am登录  DB真人旗舰  广东会vip贵宾厅  yl8cc永利官网  J9直营  万象城AWC  OB视讯  九州ku酷游  美高梅官网  南宫NG娱乐官网  HB火博  新利体育  w66利来最老牌  欧博ABG  yd2333云顶电子游戏